## University Examinations 2012／2013

## FIRST YEAR，FIRST SEMESTER，EXAMINATION FOR THE DEGREE OF BACHELOR OF BUSINESS INFORMATION TECHNOLOGY AND BACHELOR OF SCIENCE IN COMPUTER SCIENCE

## ICS 2101：COMPUTER ORGANIZATION

## QUESTION ONE－ 30 MARKS

a．Show that：
$(\mathbf{A}+\mathbf{B})(\mathbf{A}+\mathbf{C})=\mathbf{A}+\mathbf{B C}$ and ascertain the proof using truth tables．
b．Using an appropriate diagram briefly discuss memory hierarchy．
c．Express the following memory capacities in bytes：
i．2GB（1 Mark）
ii． 0.5 TB
iii．$\quad 500$ Mega Bits
d．Briefly explain the following：
i．Programmed I／O
ii．I／O Processor
e．Using an appropriate diagram，describe the instruction cycle．
f．What do you understand by the term＂bus＂as used in computer systems？Identify the three types of system buses in the CPU and briefly describe each of them．
g．By using circuits，symbols and truth tables，distinguish an AND gate from an OR gate．
h．Given the infix expression $\mathrm{Z} \longleftarrow(\mathrm{A} * \mathrm{~B})+(\mathrm{W} * \mathrm{Y})$
i．Express the infix expression above in postfix notation；hence show the stack operations for the processing of the expression．
ii．Using two address instruction set architecture；use the requisite mnemonics to show the processing of the above infix expression．

## QUESTION TWO - 20 MARKS

a. Given the Boolean expression below:

$$
\mathbf{A B}+\mathbf{A}(\mathbf{B}+\mathbf{C})+\mathbf{B}(\mathbf{B}+\mathbf{C})
$$

i. Simplify the Boolean expression to a minimum number of literals
ii. Draw logic gate circuits for the initial expression and the simplified equivalent.
iii. Use truth tables to proof that the two logic circuits are equivalent.
b. Distinguish between computer organization and computer architecture and provide relevant applications of each.
c. Briefly discuss the following:
i. Instruction pre-fetching
ii. Pipelining
iii. Memory address map
iv. Program status word

## QUESTION THREE - 20 MARKS

a. Define the following addressing modes and give one example of each of them in assembly language.
i. Immediate addressing
ii. Direct addressing
b. Convert the following into reverse polish notation.
$\mathbf{A}+\mathbf{B} *\left(\mathbf{C} * \mathbf{D}+\mathbf{E}^{*}(\mathbf{F}+\mathbf{G})\right)$
c. Explain any four instruction set design issues.
d. Using a state diagram, explain the instruction cycle that has an interrupt.
e. Explain the following terms:
i. Cache miss (1 Mark)
ii. Pipeline conflict
iii. Delayed load
iv. Virtual memory

## QUESTION FOUR - 20 MARKS

a. In order to compare different types of memories, their characteristics need to be considered, in this respect, discuss the characteristics given below:
i. Access methods
ii. Performance
b. With the aid of a diagram, describe the general structure of an I/O module and explain its functions.
c. Explain stack and evaluate the following expression using stack: $(3+4) *[10(2=6)+8]$
d. A combinational logic structure is constructed from decision elements only. Using the requisite diagrams the functioning of the following:
i. Decoder
ii. Multiplexer

## QUESTION FIVE - 20 MARKS

a. Describe the following methods of enhancing CPU performance:
i. Hyper threading
ii. Dual core
b. Describe the following CPU support chips:
i. DMA
ii. Real Time Clock (RTC)
c. Give an elaborate description of interrupt driven I/O.
d. Draw a logical network that implements the following equations:
i. $\mathrm{Z}=\overline{(A+B)}$
ii. $\mathrm{Z}=\bar{A} \cdot \bar{B}$

