

MERU UNIVERSITY OF SCIENCE AND TECHNOLOGY

P.O. Box 972-60200 - Meru-Kenya.

Tel: 020-2069349, 061-2309217. 064-30320 Cell phone: +254 712524293, +254 789151411

Fax: 064-30321

Website: www.mucst.ac.ke Email: info@mucst.ac.ke

University Examinations 2012/2013

FIRST YEAR, SECOND SEMESTER EXAMINATION FOR THE DEGREE OF BACHELOR OF SCIENCE IN MATHEMATICS AND PHYSICS AND BACHELOR OF SCIENCE IN MATHEMATICS AND COMPUTER SCIENCE

AND

FIRST YEAR, FIRST SEMESTER EXAMINATION FOR THE DEGREE OF BACHELOR OF BUSINESS IN BUSINESS INFORMATION TECHNOLOGY

ICS 2101: COMPUTER ORGANIZATION

DATE: APRIL 2013 TIME: 2 HOURS INSTRUCTIONS: Answer question **one** and any other **two** questions **QUESTION ONE – 30 MARKS** a. Show that: (x + y) (x + z) = x + yz and ascertain the proof using truth tables. (4 Marks) b. Explain the characteristics of RISC and CISC (4 Marks) c. Convert the following to binary (3 Marks) i. 45310 ii. $1C5_{16}$ iii. 56_{8} d. Give short notes on the following types of computer memory and their application. I/O Ports (2 Marks) ii. Flags (2 Marks) Buffer iii. (2 Marks) e. Using two's complement, perform the following arithmetic operation $777_8 - 25_{10}$ (give your answer as an hexadecimal) f. Using a state diagram, explain the instruction cycle. (4 Marks) g. Draw a clear distinction between the following: Computer architecture and computer organization. (2 Marks) Fixed point representation and floating point representation. ii. (2 Marks)

(2 Marks)

One address instruction and a three address instruction.

iii.

QUESTION TWO – 20 MARKS

Given the statement $Y=(A-B)/(C+D*E)$, illustrate its solution using:	
i. A three address instruction	(2 Marks)
ii. A two address instruction	(2 Marks)
iii. A one address instruction	(2 Marks)
Analyse how the diverse I/O devices are interfaced to computer CPU and buses for	the following
methods:	(8 Marks)
i. Programmed I/O	
ii. Interrupt – driven I/O	
iii. DMA	
iv. I/O processor	
1	(4 Marks)
·	(2 Marks)
r	(22 2)
JESTION THREE – 20 MARKS	
"C	.·
into consideration the advancements made in IC1 since the third generation of comp	(8 Marks)
Define the term register in the context of CPU. Identify any five registers (in this context)	,
	(6 Marks)
1 0	,
i. SRAM and DRAM	(2 Marks)
ii. SDRAM and DDR SDRAM	(2 Marks)
iii. EPROM and EEPROM	(2 Marks)
IESTION FOUR 20 MADES	
DESTION FOUR - 20 MAKKS	
Given the Boolean expression below:	
$\mathbf{A}\mathbf{B} + \mathbf{A}(\mathbf{B} + \mathbf{C}) + \mathbf{B}(\mathbf{B} + \mathbf{C})$	
	(3 Marks)
iii. Use truth table to proof that the two logic circuits are equivalent.	(3 Marks)
Express the following memory capacities in Kilobytes.	
i. 2GB	(1 Mark)
ii. 0.5TB	(1 Mark)
111 400 3 6 1 1 .	(1 3 f 1)
iii. 400 Megabits	(1 Mark)
iv. 6400 bits	(1 Mark) (1 Mark)
e e e e e e e e e e e e e e e e e e e	(1 Mark)
	 ii. A two address instruction iii. A one address instruction Analyse how the diverse I/O devices are interfaced to computer CPU and buses for methods: i. Programmed I/O ii. Interrupt – driven I/O iii. DMA iv. I/O processor Clearly describe the hierarchical memory organization. With a suitable example differentiate between big endianess and little endianess. JESTION THREE – 20 MARKS "Computers are crucial pillars for Kenya to achieve vision 2030". Qualify this asse into consideration the advancements made in ICT since the third generation of computering the term register in the context of CPU. Identify any five registers (in this context corresponding functions. Differentiate between: i. SRAM and DRAM ii. SDRAM and DDR SDRAM iii. EPROM and EEPROM JESTION FOUR – 20 MARKS Given the Boolean expression below: AB + A (B + C) + B (B + C) ii. Simplify the Boolean expression to a minimum number of literals. iii. Draw logic gate circuits for the initial expression and the simplified equivalent. Express the following memory capacities in Kilobytes. i. 2GB ii. 0.5TB

d. Using an appropriate illustrative diagram explain the internal components and basic organization

(5 Marks)

of the CPU. Outline the function of each of the major components.

QUESTION FIVE – 20 MARKS

a. In the context of cached memory system explain the performance factors hit ratio and miss penalty. Explain also the principle of locality and its relevance to cached memory performance.

(5 Marks)

- b. Virtually all computers provide a mechanism in which I/O modules or memory might interrupt normal CPU operation. Using a diagram explain interrupt cycle in this context. (5 Marks)
- c. Draw a logical network that implements the following equations:
 - i. $Z=\overline{(A+B)}$ (2 Marks)
 - ii. $X=(A+B)*(\overline{A}.+\overline{B})$ (2 Marks)
- d. Define the following addressing modes and give an example illustrating implementation of each case.
 - i. Register addressing (2 Marks)
 - ii. Implied addressing (2 Marks)
 - iii. Indirect register addressing (2 Marks)